


Features

- Interdigitated amplifying gates
- Fast turn-on and high di/dt
- Low switching losses

Typical Applications

- Inductive heating
- Electronic welders
- Self-commutated inverters

$I_{T(AV)}$ **2790A**
 V_{DRM}/V_{RRM} **1900~2500V**
 t_q **40~80μs**
 I_{TSM} **33.8 kA**
 I^2t **5712 10³A²S**



SYMBOL	CHARACTERISTIC	TEST CONDITIONS	T _J (°C)	VALUE			UNIT
				Min	Type	Max	
I _{T(AV)}	Mean on-state current	180° half sine wave 50Hz Double side cooled,	T _C =55°C			2790	A
			T _C =85°C			1850	
V _{DRM} V _{RRM}	Repetitive peak off-state voltage Repetitive peak reverse voltage	V _{DRM} &V _{RRM} , tp=10ms V _{DSM} &V _{RSM} = V _{DRM} &V _{RRM} +100V	125	1900		2500	V
I _{DRM} I _{RRM}	Repetitive peak current	V _D = V _{DRM} V _R = V _{RRM}	125			200	mA
I _{TSM}	Surge on-state current	10ms half sine wave	125			33.8	kA
I ² t	I ² T for fusing coordination	V _R =0.6V _{RRM}				5712	A ² s*10 ³
V _{TO}	Threshold voltage		125			1.48	V
r _T	On-state slop resistance					0.15	mΩ
V _{TM}	Peak on-state voltage	I _{TM} =4000A, F=40kN	125			2.08	V
dv/dt	Critical rate of rise of off-state voltage	V _{DM} =0.67V _{DRM}	125			500	V/μs
di/dt	Critical rate of rise of on-state current	V _{DM} = 67%V _{DRM} , to3000A Gate pulse t _r ≤0.5μs I _{GM} =1.5A	125			1200	A/μs
Q _{rr}	Recovery charge	I _{TM} =2000A, tp=2000μs, di/dt=-60A/μs, V _R =50V	125		1460		μC
t _q	Circuit commutated turn-off time	I _{TM} =2000A, tp=1000μs, V _R =50V dv/dt=30V/μs , di/dt=-20A/μs	125	40		80	μs
I _{GT}	Gate trigger current		25	40		450	mA
V _{GT}	Gate trigger voltage	V _A =12V, I _A =1A		0.9		4.5	V
I _H	Holding current			20		1000	mA
V _{GD}	Non-trigger gate voltage	V _{DM} =67%V _{DRM}	125	0.3			V
R _{th(j-c)}	Thermal resistance Junction to case	At 180° sine double side cooled Clamping force 40kN				0.010	°C /W
R _{th(c-h)}	Thermal resistance case to heat sink					0.003	
F _m	Mounting force			35		47	kN
T _{stg}	Stored temperature			-40		140	°C
W _t	Weight				1100		g
Outline	KT73cT						




Fig.1




Fig.2




Fig.3




Fig.4




Fig.5




Fig.6

Outline:

